hero-654791312-sized

Ensights

Science that is transforming lives and enabling the future

Creative Architectures for the Storage Class Memory Yield Ramp

All Posts

Creative Architectures for the Storage Class Memory Yield Ramp

The explosion of data generation has been accompanied by a corresponding explosion of memory storage technology options. The array of acronyms is astounding—NAND, DRAM, SRAM, MRAM, PCRAM—and finding the right option
can be complicated. For applications that need nonvolatile memory with high switching speed and fast data access, storage class memory (SCM) can be a
perfect fit.

SCM sits in the middle of the memory hierarchy and fills a vital performance gap.
The typical SCM space spans access speeds from 50 nanoseconds (ns) to 600 microseconds. SCM is also nonvolatile, avoiding the constant refresh required for DRAM, thus, saving energy.

The SCM category encompasses several technologies, including phase change memory (PCM) alloys. Some of these PCM alloys have especially fast switching speeds, allowing PCM-based memory devices (PCRAM) to achieve access speeds
of less than 20 ns, overlapping with DRAM.

blog-inline-data-storage-12371-1200x600Although SCM is an excellent solution, increasing the memory density for demanding applications can be tricky. Shrinking the cell size to increase density is impossible beyond a certain point because cell-to-cell thermal disturbances limit the cell pitch.

As noted in the first blog in the series, the tiger is revered as a ferocious hunter,
but is also inefficient (chase to catch ratio of 5%). As it matures with hunting experience, the tiger realizes it does no good to keep hunting in an area once the prey has scattered. The tiger needs to head off in a different direction to ensure its own sustainability. Regarding SCM design, we benefit from thinking vertically rather than horizontally. The answer to the density challenge lies in novel stacked 2D or 3D device architectures. With all novel technology, the yield ramp can be steep.

One configuration for a PCRAM cell sandwiches a layer of PCM and a selector device between two metal electrodes. The selector isolates the cell and provides input current for switching. An optimum cell design keeps the cross-sectional area low, thermally insulates the cell for more efficient heating, and tailors the PCM composition. All of these factors minimize the reset current, allowing for lower power consumption per cell so that more memory cells can be switched on at once without overloading the circuit.

Stacking two planar PCRAM cell arrays creates a 3D structure. This structure is used to make the 3D cross-point device, a commercial PCRAM product, and is considered state-of-the-art technology. It exhibits higher density than DRAM devices, with a reported switching speed 1000 times faster than NAND and endurance 100 to 10,000 times than that of NAND.

blog-inline-xpoint-stacked-12371-600x600

What if we could extend this stacking concept and stack multiple arrays of cells vertically? That seems like a simple way to increase memory storage capacity, but implementing it is far from simple. The 3D cross-point device is built sequentially layer by layer. Each layer requires lithography, etching, and sputtering. Stacking many layers in this manner would be extremely time-consuming and cost prohibitive. Overwhelmed with a similar complexity, the tiger may freeze and lose out on the prey.

We need to venture into somewhat unexplored territory. A true 3D structure would optimize the cost/performance tradeoffs and address the cost-of-ownership (CoO) gap if all layers could be manufactured in parallel. Vertical channels filled with PCM would create chains of cells in the vertical direction to enable higher-density PCRAM while reducing the number of processing steps. This approach creates the critical vertical structure in one processing set, saving time, and cost. As fantastic as this sounds, we must also identify the high-volume manufacturing yield hurdles.blog-inline-vertical-3D-array-12371-600x600

Such a structure was proposed as early as 2012, but commercial production remains elusive. Producing it with a high enough yield is a big challenge. The answer lies in creative thinking. We can borrow and combine several approaches.

The overall structure for a vertical PCM configuration is made in a similar fashion to today’s 3D NAND devices. It requires depositing a conformal, smooth, and dense PCM film on the vertical sidewalls. Metal organic chemical vapor deposition (MOCVD) can achieve the necessary high-quality conformal film, but only if the deposition temperature is below the crystallization temperature of the PCM materials, which is typically ~200°C (~392°F).

Benchmark testing shows excellent performance on test PCM devices. More work is needed before the concept is ready for high-volume production. Still, all results indicate that PCMs deposited by MOCVD are suitable for high-performance SCM applications using creative 3D architectures.

If you are hunting for a better solution for your high-density, nonvolatile memory,
we can help you find the best combination of materials and structures to meet your needs.

Learn more about storage class memory!

 

Related Posts

Entegris Offers New FOUP Form-Factors for Non-Standard Wafers

Entegris Offers New FOUP Form-Factors for Non-Standard Wafers Over the last few years, 3D stacking has gone from a relatively niche fabrication method to an absolute necessity for cutting-edge applications. As chipmakers delve into smaller and smaller nodes, stacking and die-bonding wafers has become a preferred way of creating more processing power in a smaller space. Stacked and bonded wafers don’t behave the same way as 2D wafers: Wafers are thinned prior to bonding, which results in wafers that can sag when handled Bonded wafers are thicker and heavier than 2D wafers when assembled Bonded wafers can also warp following assembly Many automation tools rely on the predictable geometry and characteristics of 2D silicon wafers for safe handling and transport. While stacked and bonded wafers are a game-changer for miniaturization, they can also force manufacturing compromises unless chipmakers adopt specialized tools for the back end of the line (BEOL).

Mastering the SiC Wafer Transition

The use of silicon carbide (SiC) semiconductors offers a huge advantage for electric vehicles (EVs) due to lower switching losses and higher efficiencies, but cost has always been a drawback. SiC wafer manufacturing can suffer from high costs and lower yields, causing SiC semiconductors to cost up to eight times more than their silicon equivalents. This cost often gets passed on to the end customer, making EVs more expensive.

What is the Inkjet Cartridge Effect in Air Filtration Performance?

A “one size fits all” approach for chemical air filtration entails a productivity and safety risk in commercial environments reliant on pure air quality. Trying to use one type of chemical air filter for every scenario may provide protection, but without optimization the protection is both limited and temporary.