Science that is transforming lives and enabling the future

Exploring Possibilities: A Holistic Approach to Materials Processing for Scaled Devices

All Posts

Exploring Possibilities: A Holistic Approach to Materials Processing for Scaled Devices

The desire for ever more computing power in a smaller footprint requires transistors that perform faster while consuming less power. However, new materials and architectures developed with these goals in mind are not easy to transfer from research and development to full-scale, high-volume production.

Logic devices are getting smaller, and the introduction of 3D architectures that use vertical fins and nanowires in their gate design introduce more complexity to the fabrication process. As technology nodes shrink beyond 10 nm, new materials are required in both FEOL and BEOL processes to enable performance, yield, reliability and cost.


In the Front End of Line, transistors are moving to non-planar 3D structures, like FinFET and Gate-All-Around. In the Back End of Line, metal line widths and pitch are shrinking beyond the limits for traditional metals like copper and tungsten to be effective.

In both cases, new materials must be considered to guarantee performance. However, successful implementation of new device architectures, whether they are nanowire transistor structures or high-layer-count 3D NAND memory, can’t be accomplished merely by substituting one material with a higher-performing option.  One change has a cascading effect on the entire process.

New materials that improve one aspect of device performance can negatively affect reliability or throughput unless related downstream changes are implemented. Changing, the interconnect metal, for example, may require new barrier films and this means new etch chemistries and cleans must be developed to ensure yield.

Semiconductor device manufacturers must therefore partner closely with suppliers of everything from metals to etchants to fully understand all the implications of migrating to demanding materials and architectures with challenging geometric constraints.

Contamination must also be kept extremely low throughout the entire process, requiring cutting-edge chemical purity and filtration. This further necessitates close collaboration with materials suppliers to choose appropriate chemical precursors that will optimize the process for a given application.

Ultimately, success will be defined by how fast device manufacturers can innovate to simultaneously achieve high performance, high yield, and low cost.

For more details visit www.entegris.com/holistic.

Related Posts

Solving Defect Challenges in the EUV Process

The drive for ever more powerful microprocessors and greater memory storage places demands on all steps of the semiconductor wafer fabrication process. At some point, incremental improvements are no longer sufficient, and further device shrinking requires a completely different technology. The semiconductor industry is now experiencing this with lithography, where extreme ultraviolet (EUV) lithography is replacing 193 nm immersion (193i) lithography for more and more critical chip layers.

Developing Advanced Deposition Materials: A Recipe for Success

NEW PARADIGMS IN MATERIALS DEPOSITION FOR BOTH LOGIC AND MEMORY DEVICE MANUFACTURING We live in an increasingly connected world that has developed an almost unquenchable thirst for data. To process this raw data into something that is actionable requires the most advanced artificial intelligence (AI) chips for a multitude of applications, from machine learning and autonomous vehicles, to smart cities and efficient energy sources. The quest to develop these devices is driving integrated device manufacturers (IDMs) to push semiconductor manufacturing technology to its very limits.

Wrapping up the First Ever SEMICON West 2020 Virtual Event

Entegris recently wrapped up an exciting week at the first-ever SEMICON West virtual event. The event provided a great opportunity to connect with the community and gain valuable insight into the future of the industry.